

5

10

15

25

30

1

2/23/00 Leonard / Yanga
Date
Express Mail Label No.
EL131186254WS

routes calls by forming connections within the matrix switch.

Incoming calls typically arrive at ports of the matrix switch through one or more trunk connections with a public switched telephone network (PSTN). Upon detecting an incoming call, the ACD may accept or reject the call. To accept the call, the controller may send an accept message over a control path to the PSTN. Upon acceptance of the call, the call is connected by the PSTN through the incoming trunk to a port of the matrix switch. Once the incoming call arrives at the switch of the ACD, any of a number of ACD system resources (e.g., an agent, a voice response unit (VRU), etc.) may be used to service the call.

For example, based upon the type of call, the controller may select an agent to service the call. Upon selecting an agent, the controller may send instructions to the matrix switch causing the port of the incoming call to be connected to a port of the selected agent.

In the alternative, where all agents are busy, the call may be placed in a queue in anticipation of the next available agent. While in the queue, a voice response unit connected to another port of the switch may be coupled to the call to present the caller with a set of options. A tone detector/voice analyzer may, in turn, detect a response from the caller. The tone detector/analyzer may be coupled to a host computer, which routes the call accordingly, depending upon the response entered.

For large organizations, an ACD may require large numbers of agents and the ability to handle a large

number of calls. Further, for large organizations, it may be necessary to staff agent positions from 8 am, New York time to 6 p.m. San Diego time. However, in some locals, it is difficult to recruit sufficient numbers of agents or provide adequate supervision or training.

Further, as ACDs are currently constructed, it is difficult to position agents any more than 1,000 meters from the switch of the ACD. Where longer distances are required, channel bank or multiplexer boxes and the use of private lines may be used to support ACD system resources (e.g., agent centers) at remote locations.

While channel bank or multiplexer boxes are effective, they are: a) limited to a dedicated functionality, or b) require a complex architecture/implementation to support a sufficient range of functionality. For example, where a channel bank box or multiplexer box is provided for analog circuits, that box may be limited to analog circuits. Because of the importance of ACDs, a need exists for a simpler means of locating and operating the functional resources of ACD systems from remote locations.

Further, where resources are located at remote locations, the connections to such resources may each include a high-speed (e.g., T1/E1) interface, that may be less than fully loaded. The use of lightly loaded interfaces is inefficient and a waste of communication resources. Accordingly, a further need exists for a means of consolidating data streams from multiple resources into one or more information channels forming an interconnect between an ACD and the remote locations.

Brief Description of the Drawings

FIG. 1 is a block diagram of a cross-connect system in accordance with an illustrated embodiment of the invention;

FIG. 2 is a block diagram of a cross-connect concentration of the system of FIG. 1;

FIG. 3 is a cross-connection table that may be used by the system of FIG. 1;

FIG. 4 is a simplified version of the system of FIG. 1; and

FIG. 5 is a compander that may be used by the system of FIG. 1.

Summary

A method and apparatus are provided for exchanging information between at least some slots of a first T-carrier and some other non-coincidental slots of a second T-carrier. The method includes the steps of exchanging information between successive slots of the first T-carrier and respective predetermined memory locations within a memory device and exchanging information between successive slots of the second T-carrier and at least some of the predetermined locations in memory of the first T-carrier based upon a channel-exchange list relating at least some channels of the first T-carrier to at least some other channels of the second T-carrier.

Detailed Description of a Preferred Embodiment

FIG. 1 is a block diagram of a communication system 10, including a cross-connect concentrator 14

shown in a context of use under an illustrated embodiment of the invention. As shown, the cross-connect concentrator 14 may be disposed between a number of T-carriers provided on connections 18, 20 on a first side and a single second T-carrier provided on connection 22 on a second side.

Alternatively, the concentrator 14 may be disposed between any number of T-carriers on each side. Where the concentrator 14 is disposed between a number of T-carriers on each side, it should be understood that the information of at least some channels on each T-carrier on any one side are exchanged between other channels of two or more T-carriers on an opposing side of the concentrator 14.

As used herein a T-carrier may refer to any recognized carrier format (e.g., T1-T4, DS1-DS4, E1-E4, etc.). Additionally, any combination of n channels (where $n \geq 1$ and each channel has a data rate of at least 64 kbps) may be considered a T-carrier. Further, as used herein a channel of a T-carrier may be used to refer to information or an information stream contained in any particular slot (or group of slots) of the T-carrier.

The composition of the connections on each side of the concentrator 14 can vary widely. For example, some of the connections 18, 20 could be for 1.544 Mbps data (e.g., PCM), while other connections 18, 20 could be entirely made up of control information associated with another connection.

For instance, the connections 18, 20 may be first and second 1.544 Mbps data streams, which may originate from an internal data (i.e., PCM) bus of an automatic

call distributor (ACD). The control information may represent an output of a separate control bus of the ACD and be intended as controlling information for routing the first and second streams of PCM data. Such
5 an arrangement may be used to interface the ACD to a voice response unit (VRU) located remotely through a T1 connection 22.

As a further alternative, the concentrator 14 of FIG. 1 may represent an interface located proximate a
10 public switched telephone network (PSTN) central office (CO). Such an interface may be used where subscribers 18, 20 of the CO use T1 connections between the individual subscribers and CO, but may only use a few channels of the T1 carrier of the connections 18, 20.
15 In such a case, the concentrator 14 may be used to combine channels of the individual T1 connections 18, 20 into a more densely packed T1 structure on a second connection 22.

For convenience, data traveling from left to right
20 in FIGs. 1, 2 and 4 will normally be considered as traveling in the forward direction. Data traveling from right to left will usually be considered as traveling in the reverse direction. Further, "servicing" a channel of a T-carrier will included not
25 only receiving data from the channel, but also inserting data into the channel for transmission in the opposite direction.

It should be noted, that the system 10 shows a SYNCH connection originating from the T-carrier SOURCE
30 12 and T-carrier INTERFACE 16. It should be understood that only one SYNCH connection would be required for the successful operation of the system 10. For

example, where one or more subscribers represent the SOURCE 12, SYNCH would originate from the CO. Alternatively, where the SOURCE 12 is an ACD, then the ACD would provide SYNCH.

5 Turning now to FIG. 2, an explanation will be offered for the general case where the system 10 functions as a cross-connect concentrator between a number of T-carrier connections 18, 20, 22. For purposes of explanation and simplicity, it will be
10 assumed that the connections 18, 20, 22 all operate under a common T1 format.

 As a first example, it will be assumed that channel numbers (e.g., slots) 3, 7 and 20 of the first T-carrier 18 are to be cross-connected with channels
15 (e.g., slots) 4, 2 and 1 of the third T-carrier 22, respectively. It will also be assumed that channel numbers 1, 3 and 18 of the second T-carrier 20 are to be cross-connected with channels 3, 21 and 22 of the third T-carrier 22.

20 As a first step under the illustrated example, information from the channels of a first and second sets of T-carriers 18, 20 may be written into a predetermined locations 40, 42 in memory 30. Further, the predetermined locations 40, 42 may be each divided
25 into two (odd and even) areas for purposes of storing odd and even frames of each of the T-carriers (e.g., 18, 20). The odd and even areas allows a T-carrier on one side (e.g., the left side of FIG. 2) to write into one area (e.g., the odd area) while allowing a T-
30 carrier on an opposing side (e.g., the right side of FIG. 2) to read from another area (e.g., the even

area). The odd and even areas may be further divided into transmit and receive sub-areas.

For example, where the first T-carrier 18 is a T1 carrier, odd frames may be written into a first 24 successive memory locations of memory space. Even frames may be written into the next 24 successive memory locations in memory space to provide a total memory requirement of 48 locations for the first T-carrier. Further, the odd and even memory spaces may be interleaved.

Similarly, the second T-carrier 20 may also be a T1 carrier, which writes odd frames into 24 successive memory locations of another location of the memory space and even frames into 24 successive memory locations in the memory space. As with the first T-carrier, the odd and even memory spaces may be interleaved.

The generation of addresses for transceiving the first and second T-carriers through their respective predetermined locations may be accomplished by an address control block 24. Segregation of odd and even frames of each T-carrier may be accomplished using a modulo 48 counter for a T1 carrier (or module 64 counter for an E1 carrier), which provides a channel pointer to each of the odd and even memory locations (e.g., pointer locations 0-23 may be the odd location for a frame, locations 24-47 may be the even location). Memory areas of the first and second T-carriers 18, 20 may be differentiated by assigning a unique number to each memory area. The unique memory area number may be used as the upper portion of the address for each of the 48 locations in its memory area.

Sub
A2

00011526-022300

The counter 44 may be synchronized to a channel number of the connected T-carriers by a MULTIFRAME SYNCH ($f = 8 \text{ KHz}/2*n$ where $n \geq 1$) connection. The MULTIFRAME SYNCH functions to synchronize the modulo 48 counter (and predetermined address) with the current channel number of the T-carrier by setting the modulo 48 counter to 0 at a time when chnl 0 data is present on the T-carrier. The counter will then increment at the rate that channels arrive on the T-carrier and reflect the number of the current channel on the T-carrier.

The two-way exchange of information (i.e., in the forward and reverse direction) between a T-carrier and memory may be accomplished by use of the same memory structure 30. For instance, data may be written (in the forward direction) from a first channel of the first T-carrier 18 into a first memory location in memory area 32. A separate memory area may be reserved for data to be written (in the reverse direction) from memory 30 into the first channel location of the first T-carrier 18. The same type of unique number assigned to the memory area for forward direction should likewise be assigned to the memory area for the reverse direction.

Data may be cross-connected between the first and second T-carriers 18, 20 and the third T-carrier 22 based upon cross-connect information found in a channel-exchange list that may be found within a cross-connect (XC) table 44 within the address controller 24. FIG. 3 is an example of information that may be contained in the cross-connect table 44. The data of FIG. 3 relates at least some channels of a first set of

of the twentieth channel of the first T-carrier (reverse direction). Information from the twentieth channel of the first T-carrier 18 is written into the first channel of the third T-carrier (forward direction), etc.

FIG. 4 is a simplified block diagram of a concentrator 14 that may cross-connect a number of T-carriers of a source 12 such as a ACD with a single T-carrier for application to a T-carrier interface device 16. The T-carrier interface 16 may be any interface device structured to drive a T-carrier transmission medium (e.g., a Conexant BT8370, Sierra/PMC PM4351, etc.). The output of the T-carrier interface 16 may be provided as a trunk interface to the PSTN, another ACD, etc.

The concentrator 14 of FIG. 4 is an example of a circuit that may be used for data flow in the forward direction. Data flow in the reverse direction may be accomplished through the use of a substantially identical circuit.

As shown in FIG. 4 a number of clock signals are provided to the concentrator 14. One signal on a first connection 100 may be a synch signal provided once every multiframe. The second signal on a second connection 102 may be a 6.176 Mbps clock at a rate four times that of the T1 source. While the clock inputs 100, 102 to the concentrator 14 are shown as explicitly provided to the concentrator 14 of FIG. 4, they may be easily derived from a T1 carrier using any of a number of commercially available circuits.

Within the block diagram of FIG. 4, the clock inputs 100, 102 to the concentrator 14 are provided as

inputs to the SYNCH circuit 24 and used for address generation and to derive other related clocks. As a first step, the 6.176 Mbps clock is applied to a modulo 4 (MOD-4) counter 111 which derives a 1.544 Mbps clock. The output of the MOD-4 clock 111 is applied to a first input of the CLAD circuit 114 and as an input to a modulo 193 (MOD-193) counter 112.

Bits 4-8 of the MOD-193 counter are provided as lower-order address bits to dual port RAMs (DPRs) 134, 136. The highest order bit of the MOD-193 counter (at 8 kHz) is provided as an input to a modulo 2^N (MOD- 2^N) counter 110 and as a second input to the CLAD circuit 114. Bits 4-8 of the MOD-193 counter 112 and the LSB output of the MOD- 2^N counter 110 together function as pointers to the predetermined memory locations of the first set of T-carriers 104, 106, 108.

The CLAD circuit 114 may be any commercially available clock rate adapter (CLAD) circuit. The CLAD circuit 114 may be used to adapt a clock rate of the input T-carriers to a clock rate (e.g., 4.096 Mbps) required by the internal bus of the interface 16.

The 4.096 Mbps clock is provided on a third, output connection of the CLAD circuit 114. An 8 kHz clock, synchronized to the 4.096 Mbps clock, is provided on the fourth, output connection to the CLAD circuit 114. The 8 kHz clock functions to identify a first channel (slot) of each frame.

The 4.096 clock is applied as an input to a modulo 2 (MOD-2) counter 118 to derive a 2.048 Mbps clock. The 2.048 clock is applied along with the 8 kHz clock to a modulo 256 (MOD-256) counter. An output of the MOD-256 counter 116 provides a slot (channel) number to

the XC control 44. As described above, the XC controller 44 uses the channel numbers to provide a memory address of each cross-connected channel.

An inverter 120 is provided in the most significant bit (MSB) control connection of the memory addresses of the DPRs 134, 136. Under the illustrated example of FIG. 4, the inverter 120 functions to identify the appropriate odd and even predetermined memory addresses to (and prevent simultaneous access to the same memory locations by) the respective sides of the cross-connect concentrator 14.

To facilitate receipt of information between the T-carriers and concentrator 14, a set of serial to parallel (S/P) converters 122, 126, 130, a parallel to serial (P/S) converter 142 and latches (LTHs) 124, 128, 132, 140 are provided.

The S/P converters 122, 126, 130 may be provided with a clock state input $f(CTR)$ depending upon the connected T-carrier. For instance, the S/P converters 122, 130 connected to the 1.544 Mbps bus may be provided with a 1.544 MHz clock state input $f(CTR)$ which provides a transition at the instant that the input data is stable. The S/P converter 126 connected to the 64 kbps bus may be connected to a 64 kHz clock state input $f(CTR)$. The 1.544 MHz and 64 kHz clocks may be derived from interim stages of the MOD-193 counter, with appropriate phase adjustments.

Similarly, the P/S converter 142 may also be provided with a 4.096 MHz clock state input f(CTR). The 4.096 MHz clock may be derived directly from the MOD-2 counter 118 (with phase adjustment).

The LTHs 124, 128, 132, 140 may be driven indirectly from the clock which drives the associated S/P or P/S converter. The LTHs 124, 128, 132, 140 may receive a clock input $f(CTR)$ from a divider which
5 provides a divided output equivalent to the number of bits processed by the LTHs 124, 128, 132, 140.

As information is received on each T-carrier connection 104, 106, 108, it is converted and latched within the associated S/P converter 122, 126, 130 and
10 LTH 124, 128, 132. From the LTH 124, 128, 132, the forward information is transferred to a predetermined location specified by an address delivered to the address lines of the DPRs. In the case of the information delivered to interface 16, an address
15 conversion of the cross-connected channel is performed within the XC controller 44. The converted address retrieved from the XC controller 44 may also include programming instructions for a multiplexer (MUX) 138. The programming instructions may be used to select the
20 appropriate DPR 134, 136 depending upon the number of cross-connected T-carriers. The data retrieved from the appropriate DPR address is latched in latch 140 and transferred to P/S 142 for delivery on the 4.096 MHz output 143 to interface 16.

25 Also included within the concentrator 14 is a CPU 146 coupled to the XC controller 44. The CPU 146 may be used for set-up of the concentrator and for programming cross-connection paths within the XC controller 44.

30 FIG. 5 is a simplified block diagram of a system for compression and decompression used by the concentrator 14 of FIG. 1. Under the illustrated

00541526 022300

embodiment, data (e.g., PCM data) may be compressed (companded) or expanded (decompanded) over a two to one ratio using any commercially available ADPCM transceiver (e.g., a Conexant Model BT8110B).

5 The companding/decompanding process may be accomplished within the concentrator 14 as an adjunct to and independent of the cross-connect process. Selection of compressed or uncompressed channel information may be accomplished by control of the
10 address data sent by the XC controller 44 to the DPRs 134, 136 of FIG. 4. Further, control of the companding/decompanding process and selection of channel information may be accomplished by the status of specific bit locations of addresses stored in the XC
15 controller 44 as a part of the cross-connect information.

 The compander/decompander of FIG. 5 may be used to illustrate the companding/decompanding process which may occur within the concentrator 14. The
20 compander/decompander of FIG. 5 is shown in terms of data streams on the left suggestive of the T-carriers connections 104, 108 in FIG. 4 and data streams on the right suggestive of T-carrier connections 143 in FIG. 4. Both the forward and reverse directions are
25 depicted in FIG. 5.

 For example, in the forward direction, uncompressed data arriving from connection 104 of FIG. 4 may be provided as input 156 on FIG. 5. The arriving data may be provided as an input to the DPR 148 and
30 also to the ADPCM encoder 150. The arriving data may be stored in the predetermined location both as received (uncompressed) and in the encoded (compressed)

00511526-022300

channel in the reverse direction is accomplished by the status of each bit from the mask register 152

For example, if a 24-slot frame were compressed by 50%, then the compressed data would fit into just 12
5 slots. Where a slot of compressed data is expanded, the expanded data inherently contains twice as much information (i.e., 2 slots worth of information).

In the preceding discussion, 2:1 compressed data received in a given channel on input 160 will actually
10 contain data for two channels to be passed to output 162. The ADPCM decoder 154 will decompress both channel's data, storing the first extracted channel's data in DPR 700 at the address where uncompressed data from input 160 was stored, overwriting that data. The
15 ADPCM decoder 154 will also store the second extracted channel's data in DPR 700 at the adjacent (address + 1) memory location.

An addressing scheme for accessing the predetermined locations under various
20 companding/decompanding processes will now be considered. Under the illustrated embodiment, a predetermined location may actually include several locations, each associated with a different companding/decompanding state. The XC controller 44
25 may function to select the appropriate predetermined location based upon a set of companding pointers associated with the cross-connected channels.

The pointers are stored within the XC table 44 and function as control words as well as addresses. The
30 pointers generally have the format of XXXYYYYY. The XXX bit positions may function to control companding. The YYYYYY bit positions may serve to identify the

09541526-022300

cross-connected channel on the right side of the concentrator of FIG. 1.

For example, XXX=000 implies that uncompressed data from 1.544 MHz data stream #1 (e.g., 104 of FIG. 4), of a particular channel (e.g., channel YYYYY=0 to 23) is to be exchanged with the interface 16. For further specificity and using the example of FIG. 3, areas 48 and 50 of the first row of FIG. 3 would contain information as follows. The first area 48 of the first row would contain XXX=000. The second area 50 would contain YYYYY=20.

Similarly, the second row of FIG. 3 would contain XXX=000 in the first area 48 and YYYYY=7 in the second area 50. The third row may use the designator XXX=001 to designate the second 1.544 MHz T-carrier 108 and YYYYY=1 to designate the first channel of the second T-carrier 108.

If the 24th channel of the first T-carrier 104 where to contain control information for insertion into the 24 channel of the cross-connected T-carrier, then the 24th row would contain XXX=000 and YYYYY=24. If the 24 channel of the second T-carrier 106 where to contain control information for insertion into the 24 channel of the cross-connected T-carrier then the 24th row would contain XXX=001 and YYYYY=24.

Implicit in the structure of the XXXYYYYY addressing is the assumption that a companding format used in the forward direction will operate in reverse in the reverse direction. If there is a one-for-one cross connection (e.g., without companding) in the forward direction, then information flowing in the reverse direction will also flow without companding.

002220" 022300

Conversely, if information is compressed in the forward direction, then it will be expanded in the reverse direction for that channel.

For example, XXX=010 will result in data on the
5 first 1.544 MHz T-carrier 104 being compressed. Where
YYYYY=0, channels 0 and 1 of the first T-carrier 104
will be compressed into channel 0 of the cross-
connected T-carrier 144. Compressed information
contained in channel 0 of the cross-connected T-carrier
10 144 will be expanded into channels 0 and 1 of the first
T-carrier 104.

In order to facilitate expansion of data from the
cross-connected T-carrier 144 into the cross-connect T-
carrier 104, the XXX bits may be used for masking
15 control and writing to the proper predetermined
location. Expansion, in fact, may occur using a two-
step process.

As a first step, the compressed data (e.g., within
channel #0 of the cross-connected channel (e.g., 144 of
20 FIG. 4) may be written into the predetermined memory
location of channel #0 the first T-carrier (e.g., T-
carrier 104). As a second step, the CPU 146 may
determine from the XXX data for that cross-connected
channel #0 of T-carrier 144 that the data is
25 compressed. Accordingly, the CPU 146 causes the data
in the predetermined location of channel #0 to be
passed to the expanded 154 and masking device 152. The
expanded data may then be over-written into the
predetermined locations of channels #0 and #1 of the
30 first T-carrier 104.

Using the described process, where the pointer of
channel #0 of the cross-connected channel 144 were to

0951526-022300

contain XXX=010 and YYYYY=0, then data from channels #0 and #1 of the first T-carrier 104 would be compressed into channel #0 of the cross-connected T-carrier 144. (The second bit location within the XXX portion of the address may be used as a cross-connect address offset to the compressed data.) Data from channel #0 of the cross-connected T-carrier 144 would be expanded and written into channel #0 and channel #1 of the first T-carrier 104.

Similarly, where the pointer of channel #1 of the cross-connected channel 144 where to contain XXX=011 and YYYYY=0, then data from channels #0 and #1 of the second T-carrier (e.g., T-carrier 106) would be compressed into channel #0 of the cross-connected T-carrier 144. Data from channel #0 of the cross-connected T-carrier 144 would be expanded and written into channel #0 and channel #1 of the first T-carrier 106. As above, the bit status of the XXX portion of the address portion provides the appropriate cross-connect addresses.

The code XXX may be adapted for varying formats. For example, XXX=100 may be used to adapt the cross-connected T-carrier to 2.048 MHz data. The code YYYYY=0 to 32 may be used to specify a channel under such a format.

The code XXX=101 may be used to pass an idle code to or from the T1/E1 channel identified by the YYYYY code. Codes XXX=110 and 111 may also be used to pass an idle code to or from the T1/E1 channel identified by an associated YYYYY code.

The ADPCM encoders 150 and decoders 154 may be allowed to run continuously, they need not be enabled

00220-9251560

or disabled. What may be disabled in the alternative is the data path between the ADPCM decoder 154 and memory 700. Under one illustrated embodiment, the mask register 152 is disabled by the CPU 146 to prevent the ADPCM decoder 154 from over-writing data when no decompression is required. More specifically, a set of ADPCM Mask Registers 152 are provided to allow the processor 146 to dictate which channels contain uncompressed data (which the ADPCM decoder 154 shouldn't over-write in the receive dual-port memory 148) and which channels contain compressed data (which the ADPCM decoder 154 should convert to PCM and over-write) in the dual-port memory 148).

The use of dual-port RAMs 134, 136 in the receive and transmit circuits under control of a 1.544 MHz-to-4.096 MHz phase-locked loop resolves rate differences between the 1.544 MHz-based and 2.048 MHz-based data rates of the multiple I/O connections to the circuit. Such resolution of rate differences allows any combination of T-carriers to function smoothly and efficiently.

The architecture and supporting data structures of FIGs. 1-5 support a multiplicity of configurations. The process realized by the described structure is considerably more efficient than the structure of conventional approaches.

A specific embodiment of a method and apparatus for cross-connecting T-carriers according to the present invention has been described for the purpose of illustrating the manner in which the invention is made and used. It should be understood that the implementation of other variations and modifications of

the invention and its various aspects will be apparent to one skilled in the art, and that the invention is not limited by the specific embodiments described. Therefore, it is contemplated to cover the present
5 invention and any and all modifications, variations, or equivalents that fall within the true spirit and scope of the basic underlying principles disclosed and claimed herein.

09511526 022300